Create email alert

Google scholar [*delay element**circuit configuration* Search Advanced Scholar Search Scholar Preferences
 ▼ include citations

Results 1 - 10 of about 821 (0.13 sec)

A CMOS pulse-shrinking delay element for time interval measurement P Chen, St.Liu, J Wu - IEEE TRANSACTIONS ON CIRCUITS ... 2000 - leeexplore.ieee.org ... This circuit operates in current-mode and offers a simpler circuit configuration compared with its voltage-mode counterparts in [1]-[4], [16]. ... Norwell, MA: Kluwer, 1993. A CMOS Pulse-Shrinking Delay Element For Time Interval Measurement ...

ntu.edu.iw [PDF]

tsinghus.edu.cn [PDF]

Ched by 41 - Reused anides - 6t, Direct - All 7 versions

Scholar Articles and patents

Current-Mode All-Pass Filters Using Current Differencing Buffered Amplifier and a New High-Bandpass Filter Configuration

A Torer, S Czoguz, O Cipekogia, C ... - IEEE Transactions on ..., 2000 - leeexplore.leee.org DIĞITAL SIGNAL PROCESSING, VOL. 47, NO. 9, SEPTEMBER 2000 949 [13] TH Kuo, WC Wang, KD Chen, JR Chen, and JW Yeh, "Sta- bilizing ... Cited by 50 - Related antions - Bt. Direct - At 3 versions

Delay circuit having one of a plurality of delay lines which may be selected to provide an operation of

a ring oscillator Wolff, SG Worthington - US Parent 5 (87 842, 1992 - Google Patents ... SUMMARY OF THE INVENTION 35 The invention is a delay circuit configuration that maintains the delay period near to a desired delay de-spite ... the reference circuit is a serial delay line of 50 elements; in the reference circuit the output of the final delay element (inverted) is ... Cited by 2's - Related aniches

Circuit configuration employing a compare unit for testing variably controlled delay units BD McMirin, SC Home - US Patent 5,570,294, 1996 - Goode Patents

... 5,570,294 20 CIRCUIT CONFIGURATION EMPLOYING A COMPARE UNIT FOR TESTING VARIABLY CONTROLLED DELAY UNITS BACKGROUND OF THE INVENTION ... 2. Description of the Relevant Art An electrical delay element is typically associated with an output signal ...

Glied by 10 - Related anicles

Feedforward linearisation of 950 MHz amplifiers
RD Stewart, FF Tueubire - IEE Proceedings H Microwaves, . . . 1988 - leeexplore.lees org ... Fig. 1 shows the feedforward circuit configuration. ... A two tone signal comprising frequenciesf, andf, is fed to the main amplifier via coupler C, which also feeds a small sample of this signal via delay element T, to coupler C.. The output of the main amplifier that now contains the ... Cited by 26 - Related anicles - All 7 versions

Single-electron logic device based on the binary decision diagram Y Ameniya - IEEE Transactions on ..., 1997 - leeexplore.leee.org ... node acts as a delay element that holds a messenger electron (a) (b) Fig. 5. NOT logic circuit: (a) circuit configuration, (b) simulation result for the operation; plotted are clock waveforms, input signal, and output (the terminal-node net charges normalized to the electron charge). ...

Delay clock generator for generating a plurality of delay clocks delaying the basic clock K Wada, M Akiyama - US Patent 5,764,092, 1998 - Google Patents Only the selector 90 always selects output of nFTATi pn npirRTPTTON OF THF " the delay element 81' Consequently, when all delay control DE ... 6 is a detailed circuit diagram of the delay control

Cite/J by 20 - Freleted articles

Cited by 83 - Pelisted articles - Bt. Direct - All 3 versions

11 to In-Irespectively have the same circuit configuration as circuit 31. ... 20-GHz 5-dB-Gain Analog Multipliers with AlGaAsIGaAs HBT's
K Osatuna, Y yamauchi - IEEE Transactions on Microwave . . , 1994 - ieeexplore leee.org

... i q: 2 T' | r - Fig. I. Circuit configuration of an analog multiplier, of the RF or IF and LO ports without baluns. ... 10 100 -10 LO Frequency (GHr) Fig. 6. GHz. PLO=PRF=-7.5 dBm. Conversion gain versus LO frequency; swept WF and fLO, fIF=OS delay element, is used, ... Cited by 20 - Related articles - Bi, Direct - All 5 versions.

Method for substantially eliminating hold time violations in implementing high speed logic circuits or the like

RA Price, BC Thieloes - US Patent 5,259 006, 1993 - Goode Patents

... steps of pro- viding a synchronizer flip-flop device or latch corre- sponding to every flip-flop device or latch specified in the circuit configuration data. ... A delay element 26 is shown on the clock line 28 to 5 of each synchronizer 300, 306 before the user's illustrate the effect of skew ...

Cite-I by 54 - Related articles

Surface acoustic wave ultraviolet photodetectors using epitaxial ZnO multilayers grown on r-plane

sapphire NW Enginetoda, J Zhu, Y Chen, J Zhong, Y ... - Applied physics ..., 2004 - link aip.org

... A SAW UV detector was reported to cause a phase shift at when used as a delay element in the feedback path of an oscillator. ... at for a light power of is , corresponding to a frequency shift of in an oscillator circuit, calculated for the standard oscillator circuit configuration with the ...

Cited by 58 - Reusted anticles - 61. Direct - All 5 versions

Create email alert

"delay element" "circuit configuration Search

Go to Google Home - About Google - About Google Scholar